Form PTO-1449 (modified) List of Patents and Publications

ATTY. DKT. NO. 5681-67300

SERIAL NO. 10/696,891

For Applicant's Information
Statement SEP 2 5 2006

APPLICANT: Robert E. Cypher

GROUP: 2131

(Use several sheets if necessal

ILING DATE: October 30, 2003

| (0 | SC SCVCIA | if sheets if necessary | STILLING DA | 1E. October 50, 2005 | | | |
|---------------------------------------|--------------|--|-----------------|-------------------------------|------------|--------------|-------------------------------|
| | | il silects if ilecessary | S. PATENT | DOCUMENTS | | | |
| EXAM. INITIALS | REF. DES. | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB CLASS | FILING DATE IF APPROPRIATE |
| | | 6,473,880 | 10/29/02 | Cypher | | | |
| | | 6,453,440 | 9/17/02 | Cypher | | | |
| | | 6,393,597 | 5/21/02 | Cypher | | | |
| · · · · · · · · · · · · · · · · · · · | | 6,477,682 | 11/5/02 | Cypher | | | |
| | | 6,367,046 | 4/2/02 | Chapman, et al. | | | |
| | | 6,301,780 | 10/16/01 | Templeton | | | |
| | | 5,574,856 | 11/12/96 | Morgan, et al. | | | |
| | | 5,251,219 | 10/5/93 | Babb | | | |
| | | 4,617,664 | 10/14/86 | Aichelmann, Jr., et al. | | | |
| | | 6,141,789 | 10/31/00 | Cypher | | | |
| | | 6,282,686 | 8/28/01 | Cypher | | | |
| | | 6,233,716 | 5/15/01 | Cypher c | | | |
| | | 6,301,680 | 10/9/01 | Cypher | | | |
| | | FOR | EIGN PATE | NT DOCUMENTS | | | |
| EXAM. INITIALS | REF. DES. | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUB CLASS | TRANSLATION YES/NO |
| | | | | | | | |
| | <u> </u> | OTHER ART (| Including Autho | or, Title, Date, Pertinent Pa | ges, Etc.) | | |
| | Al | Dell Computer Corp., David Locklear, "Chipkill Correct Memory Architecture," August 3, 2000, 3 pages. | | | | | |
| | A2 | Dell, "A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory," IBM Microelectronics Division, November 1997, pp. 1-23. | | | | | |
| | A3 | "The IBM Eserver pSeries 690, Reliability, Availability, Serviceability (RAS)," IBM Technical White Paper, Sept. 2001, 24 pages. | | | | | |
| | A4 | "Parallel Parity," http://bbs-koi.uniinc.msk.ru/tech1/1994/er_cont/block.htm, 1994, 1 pg. | | | | | |
| | A5 | "Modulo-2 Arithmetic," http://bbs-koi.uniinc.msk.ru/tech1/1994/er_cont/modulo.htm, 1994, 1 pg. | | | | | |
| | A6 | "Introduction to Error Control," http://bbs-koi.uniinc.msk.ru/tech1/1994/er_cont/intro.htm, 1994, 1 pg. | | | | | |

XAMINER:

DATE CONSIDERED:

XAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through tation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.